Issue link: https://iconnect007.uberflip.com/i/1507356
42 DESIGN007 MAGAZINE I SEPTEMBER 2023 already set up in the previous phase. e final high-speed SerDes and DDR phase is shown in Figure 10. In this phase, the PCB designer is working with the layout expert on the general SI analysis to find any discontinuities. Using the Cadence flow, the layout designer can visualize and cor- rect any problems without involving the PCB designer in an iterative cycle. When the design does come back to the PCB designer, it is much cleaner, and less time is wasted because details have already been corrected. e PCB design can move straight to extracting 2.5D or 3D channels to perform the waveform checks and even some compliance checks. It is close to the end of the design, so possibly only some layers need to be examined for compliance because many issues have already been caught and fixed by the layout designer. e final step is to run a complete full-wave 3D compliance check on the SerDes and DDR using the Clarity 3D Solver to validate the complete design. Conclusion Verification as well as final signoff of today's complex high-speed and/or high-density cir- cuit boards can be achieved more quickly by leveraging in-design analysis that uncovers SI/ PI issues early in the design process. While it may take PCB designers a bit longer to com- plete a design iteration and correct basic SI/ PI issues for themselves, the result is fewer res- pins on a design, which brings significant time and cost savings to the overall program. is article has highlighted three key areas PCB design teams need to address to success- fully deliver their products to market: power analysis, SerDes link compliance, and DDR memory interface compliance. Deploying the above methodology as described empowers PCB designers to create successful products on time, on budget, and on their own, without the need to wait for SI and PI specialists to find time to assist and/or work with difficult-to-use analysis point tools. DESIGN007 Brad Griffin is product management group director at Cadence Design Systems and author of The Systems Designer's Guide to… System Analysis. Figure 10: PCB example high-speed design phase.